UdaraDe Silva

SDRAM Controller

Description

A SDRAM controller is designed using a high-level synthesize language called MyHDL. The design is tested using XuLA2 FPGA board based on Xilinx Spartan 6 chip.

This project was completed  for Google Summer of Code 2015.